JPEG Stretch P Core (Verilog)
JPEG Decode Verilog-HDL IP Core YUV Formats: 4:2:0 4:2:2 4:4:4 Processing Markers: SOI, APP, DQT, DHT, SOF0, SOS, EOI All others will be ignored Output Format: RGB 8:8:8 Huffman Codes: Generated from header information Quantization Table: Generated from header information
Inquire About This Product
basic information
JPEG Decode Verilog-HDL IP Core YUV Formats: 4:2:0 4:2:2 4:4:4 Processing Markers: SOI, APP, DQT, DHT, SOF0, SOS, EOI All others will be ignored Output Format: RGB 8:8:8 Huffman Codes: Generated from header information Quantization Table: Generated from header information
Price information
-
Delivery Time
Applications/Examples of results
By implementing a JPEG decoder in hardware, it becomes possible to output video to display devices such as LCD panels at high speed. It is composed entirely of hardware and can operate on simple microcontroller systems without an OS or on CPUs embedded in FPGAs. It allows for the creation of a low-cost yet high-performance digital video input/output system. It is described in Verilog 2001 format, which is not dependent on specific models, and can also be used as an IP core to be integrated into system LSIs.
catalog（1）
Download All Catalogs
Company information
ASIC and FPGA Design We conduct consistent development from evaluation using FPGA to the design of dedicated ICs. We have extensive experience, particularly in the fields of imaging and image processing systems for LCD displays. Embedded Software Development We develop embedded programs that efficiently utilize hardware resources. We specialize in development using CPUs embedded in FPGAs. Printed Circuit Board Design We design patterns for stable operation and power supply circuits for high-speed, multi-pin FPGA circuit boards. Additionally, we are capable of designing printed circuit boards for LED lighting devices, which is a technology gaining attention in recent years.