We have compiled a list of manufacturers, distributors, product information, reference prices, and rankings for core.
ipros is IPROS GMS IPROS One of the largest technical database sites in Japan that collects information on.

core(communication) - List of Manufacturers, Suppliers, Companies and Products | IPROS GMS

core Product List

1~2 item / All 2 items

Displayed results

High-speed data transfer RDMA (RoCEv2) IP

Minimize the involvement of the CPU and OS to achieve low-latency data transfer!

The "RDMA (RoCEv2) IP" is an IP core that minimizes the involvement of the CPU and OS, enabling low-latency and low CPU load data transfers. This IP allows hardware to perform direct read and write operations to memory, resulting in minimal CPU load and enabling high-bandwidth communication. By implementing it over UDP, routable communication is achieved. In addition to the typical configuration via DRAM, it also provides support for IO nodes that can send sensor outputs completely without CPU involvement, catering to a wide range of applications. Please feel free to contact us if you are interested. 【Main Features】 ■ High-speed, low-latency communication that minimizes CPU load ■ Ethernet-based RDMA with RoCEv2 support ■ RDMA IP for IO nodes ■ Flexible data input/output interface ■ Complete communication stack in hardware ■ High-bandwidth, high-performance FPGA implementation * For more details, please download the PDF or feel free to contact us.

  • RDMA (RoCEv2) IP2.png
  • RDMA (RoCEv2) IP3.png
  • Embedded Board Computers
  • Other embedded systems (software and hardware)
  • Communications
  • core

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

Softcore "DUART"

To eliminate the need for precise synchronization between the CPU and serial data, the receiver and transmitter are double-buffered.

"DUART" is a soft core of a Universal Asynchronous Receiver/Transmitter (UART). It enables serial transmission in UART mode and is a very simple and small UART IP core available on the market. Additionally, it features a programmable 16-bit baud rate generator that can divide the timing reference clock input by a divisor ranging from 1 to (2^16-1). 【Specifications (partial)】 ■ Majority logic ■ Addition or removal of standard asynchronous communication bits (start, stop, parity) to serial data ■ Supports UART mode ■ Independently controlled transmission, reception, line status, and data set interrupts *For more details, please download the PDF (English version) or feel free to contact us.

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration