Achieving 40 times speed 10GbE TCP/IP communication functionality with pure hardware logic without CPU!
The 40GbE TCP Offloading Engine IP Core (TOE40G-IP) is a groundbreaking solution that enables the complex TCP transmission and reception processes, which traditionally required expensive high-end CPUs, to be implemented solely with pure hardware logic without a CPU. It comes standard with a reference design compatible with Xilinx/Intel FPGAs, which can help shorten product development time.
Inquire About This Product
basic information
■Supports simultaneous transmission and reception (Full Duplex) of 40GbE TCP ■Pure hardware-wired TCP/IP protocol stack ■Single session connection ■Supports both server and client modes (passive/active open/close) ■High-speed processing for transmission and reception ■Supports jumbo frames (during transmission) ■Transmission/reception buffer size can be adjusted to optimal points based on resource consumption and performance ■User-friendly interface (data I/F is FIFO type, control I/F is register type) ■Supports IPv4 ■Evaluation of the core on genuine Xilinx/Intel evaluation boards before purchase is possible ■Includes a reference project that operates on actual hardware, with all source code provided except for the core ■Loan service for PCs for actual hardware evaluation ■Reliable domestic support
Price range
P6
Delivery Time
P3
※It is necessary to conclude a license agreement.
Applications/Examples of results
The TOE40G-IP core is an ideal solution for applications that require high-speed transfer of large amounts of data, such as video and storage. (Application examples) ■ Large-scale blade servers (enterprise cloud) ■ NAS (Network Attached Storage) ■ SDN (Software Defined Network) ■ Video editing systems
Detailed information
-
TOE40G-IP Block Diagram TCP/IP functionality implemented with complete hard logic
Line up（2）
| Model number | overview |
|---|---|
| TOE40G-IP-ZUP | TOE40G-IP compatible with Zynq Ultrascale+ |
| TOE40G-IP-A10 | TOE40G-IP compatible with Arria 10 |
catalog（3）
Download All Catalogs
![CPU Low Latency High-Speed Network IP Core [TOE-IP/UDP-IP] Catalog](https://image.mono.ipros.com/public/catalog/image/01/921/544732/IPROS35007459182912551656.jpeg?w=120&h=170)
Company information
Design Gateway is a pioneer in the development and sales of advanced IP cores, with over 30 years of experience in the FPGA industry.