Enlarge/Reduce IP Core (Verilog)
P1_Scale performs image scaling using multi-rate signal processing in hardware. The maximum image size is 1024x1024, and the scaling ratio is N/M where N and M can be 1, 2, 3, 4, 5, 6, 7, or 8.
Inquire About This Product
basic information
P1_Scale performs image scaling using multi-rate signal processing in hardware. The maximum image size is 1024x1024. The scaling ratio N/M where N, M = 1, 2, 3, 4, 5, 6, 7, 8.
Price information
-
Delivery Time
Applications/Examples of results
Applying multi-rate signal processing technology to image processing allows for resizing with higher image quality than interpolation methods like bilinear. Thumbnail creation for photos with a large reduction ratio can also be accelerated through hardware processing.
catalog（1）
Download All Catalogs
Company information
ASIC and FPGA Design We conduct consistent development from evaluation using FPGA to the design of dedicated ICs. We have extensive experience, particularly in the fields of imaging and image processing systems for LCD displays. Embedded Software Development We develop embedded programs that efficiently utilize hardware resources. We specialize in development using CPUs embedded in FPGAs. Printed Circuit Board Design We design patterns for stable operation and power supply circuits for high-speed, multi-pin FPGA circuit boards. Additionally, we are capable of designing printed circuit boards for LED lighting devices, which is a technology gaining attention in recent years.
![2.4GHz band wireless module [TPBPM]](https://image.mono.ipros.com/public/product/image/3e7/2001530835/IPROS1881988844313412545.png?w=280&h=280)
![[Siliconarts] Raytracing GPU IP](https://image.mono.ipros.com/public/product/image/a64/2001222186/IPROS14149370522694074335.png?w=280&h=280)
