アルデック・ジャパン List of News Articles

Henderson, NV – January 14, 2026 – Aldec, Inc., a pioneer in mixed HDL language simulation and verification solutions for FPGA and ASIC design, today announced the release of ALINT-PRO 2025.12, which provides new design rules and guidance for mixed-language projects. This update will help engineering teams improve accuracy, maintainability, and IP interoperability when combining VHDL and Verilog/SystemVerilog within a single project. As mixed-language development becomes common for IP reuse, third-party integration, and long-term product maintenance, design teams face challenges caused by ambiguous mappings, inconsistent parameter passing, and misuse of configurations. ALINT-PRO 2025.12 reduces these risks by applying a concentrated set of best practice rules aimed at preventing integration issues before simulation, logic synthesis, and downstream verification. Please refer to the attached document for more details.