Test Chip 【Multi-Type】
Fine pitch wire bonding, gold-plated bumps, gold stud bumps, and multi-purpose test chip ■ Wafer size: 6-inch wafer ■ Base chip size: 2.11mm × 2.11mm ■ Pad pitch: 45, 50, 60μm from the chip inner peripheral pads ■ Number of pads: 92, 92, 100 pads from the chip inner peripheral pads ■ Compatible bump processes: Gold-plated bumps (select one type from pads with 45, 50, 60μm pitch) / Gold stud bumps ■ Compatible substrates: None ■ Options: Dicing processing / Back grinding processing ■ Main applications Material development, equipment development, substrate development Process startup/development, promotional data acquisition, etc.
Inquire About This Product
basic information
The JTEG and JKIT from Hitachi Ultra LSI Systems, which we are introducing here, ceased production of all products as of December 2009. For the latest information on Well's original open TEG chip "JCHIP," please visit: http://well-teg.jp/
Price information
-
Delivery Time
Applications/Examples of results
Our test chips are standard TEG chips developed to accommodate various methods for SIP development, PKG development, implementation process development, PCB substrate development, implementation and inspection equipment development, and material development applications. They are already used by over 200 customers both domestically and internationally. We also accept requests for the creation of custom chips with special specifications.
catalog（1）
Download All Catalogs
Company information
Well develops and implements a packaging solution business centered on test chips for advanced implementation evaluation, covering everything from bare chip packaging equipment development and contract implementation to reliability evaluation. ~ Corporate Philosophy ~ ■ With "Profitable Relationship" as the core of our management philosophy, we aim to be a company that contributes to the prosperity of our customers and the development of the globally expanding electronics components industry. ■ Through the provision of products that support next-generation semiconductor packaging development, we contribute to the promotion of our customers' development and the enhancement of their profits. ■ We aim to create valuable markets by providing "innovative products" and "cutting-edge services."
![Test chip [Multi-type]](https://image.mono.ipros.com/public/product/image/086/135151018/IPROS_13072303327799126000.gif?w=280&h=280)
![[Case Study] Construction Example of High-Temperature Facilities in Factories Using High-Performance Heat Insulation Sheets](https://image.mono.ipros.com/public/product/image/962/2000579577/IPROS04218491152233419232.jpeg?w=280&h=280)
