Test chip for evaluating LCD driver implementation.
Liquid Crystal Driver Implementation Evaluation Test Chip □ Product Names ... JTEG Phase6_50/JTEG Phase6_35 JTEG Phase6_30/JTEG Phase6_25 JTEG Phase6_15S/JTEG Phase6_20 JTEG Phase6_40/JTEG Phase6_25E JTEG Phase6_60 ■ Main Applications Material development, equipment development, substrate development, process startup/development, promotional data acquisition, etc.
Inquire About This Product
basic information
The JTEG and JKIT from Hitachi Ultra LSI Systems, which we are introducing here, ceased production of all products as of December 2009. The latest information on Well's original open TEG chip "JCHIP" can be found here: http://well-teg.jp/
Price information
-
Delivery Time
Applications/Examples of results
Our test chips are standard TEG chips developed to accommodate various methods for SIP development, PKG development, implementation method development, PCB substrate development, implementation and inspection equipment development, and material development applications, and are already used by over 200 customers both domestically and internationally. We also accept requests for the creation of custom chips with special specifications.
catalog（1）
Download All Catalogs
Company information
Well develops and implements a packaging solution business centered on test chips for advanced implementation evaluation, covering everything from bare chip packaging equipment development and contract implementation to reliability evaluation. ~ Corporate Philosophy ~ ■ With "Profitable Relationship" as the core of our management philosophy, we aim to be a company that contributes to the prosperity of our customers and the development of the globally expanding electronics components industry. ■ Through the provision of products that support next-generation semiconductor packaging development, we contribute to the promotion of our customers' development and the enhancement of their profits. ■ We aim to create valuable markets by providing "innovative products" and "cutting-edge services."
![Test chip [for ultra fine pitch WB/FC mounting evaluation]](https://image.mono.ipros.com/public/product/image/e58/135151030/IPROS_16186590904543728000.gif?w=280&h=280)
![[Leveling Correction] Leveling correction of concrete floors "Teratec Method"](https://image.mono.ipros.com/public/product/image/d08/1267539002/IPROS70063422645318547243.jpeg?w=280&h=280)
