Tohoku Univ. Technology : A Nonvolatile Register with a Reference Load Sharing Scheme : T24-081
Reduction in power consumption and area by minimizing the number of MTJ devices
Intermittent computing executes tasks as energy accumulates, enabling continuous edge computing under unstable, low-power energy harvesting conditions. Ensuring processing continuity before and after frequent power interruptions is essential. A nonvolatile logic circuit using nonvolatile registers allows internal state retention with only local data transfers, making it a promising option. Conventional nonvolatile registers connect 1-bit memory circuits (nonvolatile flip-flops, NV-FFs) per bit, requiring two MTJ devices per bit, leading to significant area and energy overhead. This invention proposes the Reference-Load Sharing Scheme (RLSS), where 1-bit information is retained between an MTJ device and a reference MTJ device using a sequential backup-restore process. This reduces MTJ device count, shares circuit functions, and achieves 49% lower energy consumption and 34% area reduction, as confirmed by simulations.
Inquire About This Product
basic information
For details, please contact us or refer to the PDF.
Price range
Delivery Time
Applications/Examples of results
For details, please contact us or refer to the PDF.
catalog（1）
Download All Catalogs
Company information
The revenue generated from technology transfer is reinvested as new research funding for universities and researchers, and is utilized to create further research outcomes. To ensure the smooth operation of this cycle, known as the "Intellectual Creation Cycle," we will vigorously promote technology transfer. The types of seeds we handle include patents, know-how, databases, and programs. We have established a collaborative framework by signing basic technology transfer agreements with the following universities (as of June 1, 2025): Tohoku University, Hirosaki University, Iwate University, Akita University, Fukushima University, Yamagata University, Tohoku Gakuin University, Iwate Medical University, Fukushima Medical University, Aizu University, Miyagi University, Hokkaido University, Muroran Institute of Technology, and Showa Medical University.
![[Leveling Correction] Leveling correction of concrete floors "Teratec Method"](https://image.mono.ipros.com/public/product/image/d08/1267539002/IPROS70063422645318547243.jpeg?w=280&h=280)
