![High-frequency toroidal core [T25-2]](https://image.mono.ipros.com/public/product/image/045/2000710450/IPROS94641962447261601805.jpeg?w=280&h=280)
High-frequency toroidal core [T25-2]
"Iron powder (ferrous powder) core" 【T25-2】
This is the iron powder core "T25-2" manufactured by Micrometals, which has a protective coating.
- Company：東京光電子
- Price：Other
core Product List and Ranking from 40 Manufacturers, Suppliers and Companies
Last Updated： Aggregation Period:Sep 17, 2025～Oct 14, 2025
This ranking is based on the number of page views on our site.
core Manufacturer, Suppliers and Company Rankings
Last Updated： Aggregation Period:Sep 17, 2025～Oct 14, 2025
This ranking is based on the number of page views on our site.
- null/null
- 昭和丸筒 Osaka//Paper and pulp
- 日本継手 東京営業部 Tokyo//Manufacturing and processing contract
- 4 富士ソフト インダストリービジネス事業部 Kanagawa//software
- 5 DIAMET CORPORATION Niigata//Machine elements and parts
core Product ranking
Last Updated： Aggregation Period:Sep 17, 2025～Oct 14, 2025
This ranking is based on the number of page views on our site.
core Product List
166～180 item / All 265 items
Displayed results
CoaXPress IP Core
It is designed to be compact so that the necessary space for the application can be secured on the FPGA.
We would like to introduce the 'CoaXPress IP Core' that we handle. The CoaXPress interface provides a series of IP cores and development frameworks for building FPGA-based transmitters. Additionally, the CXP core is compatible with AMD 7 series (and later), Intel Cyclone V devices (and later), and Microchip PolarFire series. 【Features】 ■ Minimizes development time ■ Achieves top-class performance with a minimal footprint ■ Ensures sufficient flexibility to customize designs ■ Receives all data output from video sensors to CXP PHY ■ Implements control channels according to CXP specifications *For more details, please download the PDF or feel free to contact us.
- Company：Euresys Japan ユレシス ジャパン
- Price：Other
USB3 Vision IP Core
For engineers aiming for product development in the short to medium term! Compact and customizable.
We would like to introduce our "USB3 Vision IP Core." We provide a set of IP cores and development frameworks for building FPGA-based products using the USB3 Vision interface. It is also compatible with AMD 7 series devices (and later) and Intel Cyclone V devices (and later). 【Features】 ■ Minimizes development time while achieving top-class performance with a small footprint ■ Ensures sufficient flexibility to customize designs ■ Option to have the source code of the embedded USB3 Vision library running on the Cypress FX3 USB controller *For more details, please download the PDF or feel free to contact us.
- Company：Euresys Japan ユレシス ジャパン
- Price：Other
MIPI CSI-2 Receiver IP Core
Helps connect MIPI sensors from various vendors to FPGA!
We offer the 'MIPI CSI-2 Receiver IP Core', which allows for easy camera design. It is provided as encrypted VHDL, and the VHDL source code is available as an option. Additionally, the MIPI CSI-2 receiver IP software library is provided as an object file, with the option to obtain it as C source code. 【Features】 ■ Compatible with AMD Artix7, Kintex7, Zynq7, and Ultrascale+ FPGAs ■ Comes with a complete reference design for S2I's MVDK equipped with Zynq7 or Ultrascale+ FPGA and IMX MIPI FMC module ■ Easy to port designs to other FPGA platforms *For more details, please download the PDF or feel free to contact us.
- Company：Euresys Japan ユレシス ジャパン
- Price：Other
IntelliProp's IP cores for FPGA and ASIC.
Providing high-quality and high-performance IP core products for the storage industry! Supporting the development of ASSP products as well.
IntelliProp develops high-quality and high-performance IP core products and ASSP products for the storage industry. Since its establishment in 1998, the company has been providing competitive IP core products as a leading company in specialized fields such as SATA, SAS, PCIe/NVMe, NAND flash, security/encryption, and RAID technology in Longmont, Colorado, USA, where major companies in the storage industry gather. *For more details, please refer to the PDF document or feel free to contact us.*
- Company：富士ソフト インダストリービジネス事業部
- Price：Other
IP cores for FPGA and ASIC manufactured by System-On-Chip.
High quality, low latency, power-saving IP Core
Providing a group of MPEG standard codecs as IP Cores with high quality, low latency, low power consumption, and a small footprint. Available in Intel FPGA and Xilinx versions.
- Company：富士ソフト インダストリービジネス事業部
- Price：Other
IP core "AndesCore AX25"
64-bit CPU architecture! It can access an address space significantly exceeding 4GB.
The "AndesCore AX25" is a compact 64-bit CPU IP core based on the AndeStar V5 architecture, which incorporates RISC-V technology. It is optimized for high-performance embedded applications that require access to an address space exceeding 4GB. Options such as branch prediction for efficient branch instruction execution, instruction and data caches, local memory for low-latency access, and ECC for L1 memory soft error protection are available. 【Specifications (partial)】 ■ AndeStar V5 Instruction Set Architecture (ISA) utilizing RISC-V technology ■ DSP/SIMD ISA suitable for digital signal processing ■ Floating-point extension ■ Andes extensions that enable high performance and high functionality *For more details, please refer to the related links or feel free to contact us.
- Company：富士ソフト インダストリービジネス事業部
- Price：Other
SATA Host APP for FPGA and ASIC IP Cores
Equipped with a self-test! Supports power modes (partial/slumber).
We would like to introduce our "SATA Host APP IP Core for FPGA and ASIC." This is an IP core for SATA hosts that complies with the SATA 3.3 standard and supports a maximum transfer rate of 6Gbps (600MB/s). It consists of the PHY layer, LNK layer, TRN (Transport) layer, application layer, SerDes, and FIFO interface. 【Specifications】 ■ Complies with SATA Revision 3.3 standard (1.5Gbps, 3.0Gbps, 6.0Gbps) ■ Supports OOB (Out of Band) ■ Uses FIFO for the DATA interface ■ Supports either SerDes, PIPE, or SAPIS interfaces ■ Supports power modes (partial/slumber) ■ Equipped with self-test functionality *For more details, please download the PDF or feel free to contact us.
- Company：富士ソフト インダストリービジネス事業部
- Price：Other
SATA Host AHCI IP Core for FPGA/ASIC
It can widely support systems that require a SATA host!
The "IP Core SATA Host AHCI for FPGA/ASIC" complies with the SATA 3.3 standard and supports a maximum transfer rate of 6Gbps (600MB/s) for SATA hosts. With the AHCI interface, it can be easily connected using standard drivers. Additionally, it consists of the SATA core [Phy layer, LNK layer, TRN (Transport) layer], SATA host application, and AHCI layer. 【Specifications (Excerpt)】 ■ Complies with SATA Revision 3.3 standard (1.5Gbps, 3.0Gbps, 6.0Gbps) ■ Supports OOB (Out of Band) ■ Supports either SerDes, PIPE, or SAPIS interfaces ■ Supports power modes (partial/slumber) ■ Equipped with self-test functionality *For more details, please download the PDF or feel free to contact us.
- Company：富士ソフト インダストリービジネス事業部
- Price：Other
SAS Initiator IP Core for FPGA/ASIC
OOB sequence and speed negotiation sequence support!
The "IP Core SAS Initiator for FPGA/ASIC" complies with the SAS 3.0 standard and supports a maximum transfer rate of 12Gbps (1200MB/s) for Serial-SCSI (SAS) initiators (hosts). It consists of four blocks (Phy layer, LINK layer, PORT layer, TRN layer), along with a processor, SerDes, and memory interface. It is designed to connect to SAS-compliant device applications to transmit and receive OOB signals, primitives, and SAS frames. 【Specifications (Excerpt)】 ■ Compliant with SAS 3.0 standard ■ Supports SAS 3.0Gbps, 6.0Gbps, and 12.0Gbps ■ Register access to link layer/transport layer ■ Supports SerDes, PIPE, and SAPIS interfaces ■ Supports OOB sequence and speed negotiation sequence *For more details, please download the PDF or feel free to contact us.
- Company：富士ソフト インダストリービジネス事業部
- Price：Other
IP core for FPGA/ASIC NVMe Target
Register access from the processor is available! Command interrupt support is included.
We would like to introduce the 'FPGA/ASIC IP Core for NVMe Target' handled by Fujisoft Inc. It is equipped with NVMe command queuing response functionality, allowing it to be used in high-performance storage products that take advantage of NVMe's high data transfer speeds. This is an IP core for NVMe targets that complies with the NVMe 1.4 specification and operates on PCIe 4.0 (8Gbps) x 8 lanes. 【Specifications (Excerpt)】 ■ Compliant with NVM Express 1.4 specification ■ Compatible with third-party PCIe Root Complex IP cores ■ Application layer with an interface to the processor ■ FIFO data interface ■ Register access from the processor is possible *For more details, please download the PDF or feel free to contact us.
- Company：富士ソフト インダストリービジネス事業部
- Price：Other
NVMe-to-SATA Bridge
Available for LBA remapping, data encryption, data compression, and endpoint aggregation!
We would like to introduce the 'NVMe-to-SATA Bridge' handled by Fujisoft Inc. This product is an IP core for creating an NVMe-to-SATA protocol bridge using NVMe Host IP core and SATA AHCI Host IP core. In this architecture, a sandbox area is implemented in the bridge, allowing for the implementation of custom logic and firmware. 【Specifications (Excerpt)】 ■ NVMe protocol interface complies with NVMe 1.4 standard ■ SATA interface complies with SATA 3.3 specification ■ Supports industry-standard AHCI (Advanced Host Controller Interface) v.1.3.1 ■ Compatible with third-party PCIe Root Complex IP cores ■ Supports automatic initialization using PCIe hard blocks *For more details, please download the PDF or feel free to contact us.
- Company：富士ソフト インダストリービジネス事業部
- Price：Other
ECC with BCH Algorithm IP Core
Configurable encoding/decoding block! Parallelized BCH encoder/decoder.
The "ECC with BCH Algorithm IP Core" is an IP core designed to add error detection/correction functionality using industry-standard BCH class error correction codes, preventing data loss or corruption over noisy and unreliable communication channels. If the BCH configuration is not covered, it can be customized to support a wide range of BCH codes. It can be used in a variety of applications, including data storage devices (SATA, SAS, FLASH), two-dimensional barcodes, satellite communication/telemetry, radio signal recording, wireless communication, high-speed modems such as ADSL and xDSL, and power line standards. 【Specifications】 ■ High bandwidth and low latency through parallel processing ■ Configurable encoding/decoding block structure ■ Configurable word length/block size ■ FIFO data interface of 32, 64, 128, or 256 ■ Parallelized BCH encoder/decoder *For more details, please download the PDF or feel free to contact us.
- Company：富士ソフト インダストリービジネス事業部
- Price：Other
AES-XTS Encryption IP Core
You can choose the AES encryption key from 128 or 256 bits! The encryption algorithm complies with FIPS-197.
We would like to introduce the 'AES-XTS Encryption IP Core' that we handle. This product is an AES-XTS encryption IP core that enables full disk encryption for storage devices. It supports AES-XTS encryption levels of 128-bit or 256-bit and allows encryption tailored to data transfer rates of SATA 6Gbps, SAS 12Gbps, and PCIe (NVMe) Gen4 x4 lanes. 【Specifications】 ■ FIPS-197 compliant AES-XTS algorithm ■ AES encryption key selectable from 128 or 256 bits ■ Configurable number of encoding/decoding pipelines ■ Independent management of encryption/decryption keys ■ Simultaneous support for encoding and decoding ■ Supports integer multiples of 16-byte data unit sizes *For more details, please download the PDF or feel free to contact us.
- Company：富士ソフト インダストリービジネス事業部
- Price：Other
PTP network tool 'dadBerry-TOOLs'
Build a visual and efficient evaluation, verification, and operational environment within the PTP network.
It is an evaluation, verification, and operation tool that conforms to the IEEE1588 standard PTP network and is used on Windows PCs. It consists of configure (configuration settings), state viewer (status display), sync viewer (synchronization accuracy display), among others, and has high versatility. It can be used in network systems with multi-vendor configurations.
- Company：ネットワークアディションズ
- Price：Other
