We have compiled a list of manufacturers, distributors, product information, reference prices, and rankings for IP Cores.
ipros is IPROS GMS ・ IPROS One of the largest technical database sites in Japan that collects information on.

IP Cores Product List and Ranking from 29 Manufacturers, Suppliers and Companies | IPROS GMS

Last Updated： Aggregation Period:Feb 04, 2026～Mar 03, 2026
This ranking is based on the number of page views on our site.

IP Cores Manufacturer, Suppliers and Company Rankings

Last Updated： Aggregation Period:Feb 04, 2026～Mar 03, 2026
This ranking is based on the number of page views on our site.

  1. 富士ソフト インダストリービジネス事業部 Kanagawa//software
  2. デザイン・ゲートウェイ Tokyo//Electronic Components and Semiconductors
  3. Euresys Japan ユレシス　ジャパン Kanagawa//Electronic Components and Semiconductors
  4. 4 サイレックス・テクノロジー Kyoto//Other manufacturing
  5. 5 ネットワークアディションズ Kanagawa//IT/Telecommunications
Go to Company Ranking

IP Cores Product ranking

Last Updated： Aggregation Period:Feb 04, 2026～Mar 03, 2026
This ranking is based on the number of page views on our site.

  1. Wireless LAN Survey "WM-100" サイレックス・テクノロジー
  2. TOE10G-IP core for FPGA デザイン・ゲートウェイ
  3. A system to notify when passing by to prevent forklift accidents in the factory. パシフィック湘南
  4. 4 IP core for FPGA/ASIC NVMe Target 富士ソフト インダストリービジネス事業部
  5. 5 JPEG compression IP core (Verilog) メティエ

IP Cores Product List

91～117 item / All 117 items

Displayed results
Quantum-resistant cryptographic IP core for smart grids

Quantum-resistant cryptographic IP core for smart grids

Security solutions to protect the data and hardware of smart grids.

In the smart grid industry, ensuring the stability and security of power supply is essential. Particularly, with the advancement of quantum computers, the risk of traditional encryption methods being compromised is increasing. This raises the possibility of unauthorized access to control data of power systems and customer information, which could have serious implications for the entire social infrastructure. Our "Post-Quantum Cryptography IP Core" utilizes algorithms selected by NIST and CNSA to protect data and hardware from quantum computer attacks, thereby supporting the secure operation of smart grids. 【Use Cases】 * Smart meters * Power control systems * Data communication in transmission networks 【Benefits of Implementation】 * Protection from attacks by quantum computers * Improved reliability of power systems * Maintenance of confidentiality for critical data

  • Other Software
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
Military-grade quantum-resistant cryptographic IP core

Military-grade quantum-resistant cryptographic IP core

Security solutions that protect data and hardware.

In the military field, the protection of confidential information and secure communication are essential. The advancement of quantum computers poses a threat to traditional encryption technologies, making the introduction of quantum-resistant cryptographic techniques an urgent necessity to prevent data leaks and unauthorized access. This product provides a hardware-level security solution that uses algorithms selected by NIST and CNSA to protect data and hardware from attacks by quantum computers. 【Use Cases】 - Encryption of highly confidential communications - Protection of important data - Strengthening the security of military systems 【Benefits of Implementation】 - Reduction of risks associated with decryption by quantum computers - Maintenance of data confidentiality - Improvement of system security levels

  • Other Software
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
Quantum-resistant cryptographic IP core for IoT devices

Quantum-resistant cryptographic IP core for IoT devices

Hardware-level solutions to enhance the security of IoT devices.

In the field of IoT device authentication, secure identification of devices and protection of data are essential. With the advancement of quantum computers, traditional encryption methods are under threat, increasing the security risks for IoT devices. This product uses algorithms selected by NIST and CNSA to protect devices and data from quantum computer attacks. 【Use Cases】 - Authentication of IoT devices - Secure data communication - Protection of firmware 【Benefits of Implementation】 - Prevention of device impersonation - Maintenance of data confidentiality - Assurance of long-term security

  • Other Software
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
[For Educational Institutions] Quantum-Resistant Cryptography IP Core

[For Educational Institutions] Quantum-Resistant Cryptography IP Core

Hardware-level security solutions to enhance the safety of online exams.

In online examinations at educational institutions, the confidentiality of exam data and the protection of candidates' privacy are essential. With the advancement of quantum computers, the risk of traditional encryption methods being compromised is increasing, making it urgent to implement measures to prevent unauthorized access to and tampering with exam results. Our quantum-resistant cryptographic IP core adopts algorithms selected by NIST and CNSA, protecting exam data and hardware from attacks by quantum computers. 【Use Cases】 - Online exam platforms - Encryption and decryption of exam data - Measures against unauthorized access 【Benefits of Implementation】 - Secure protection of exam data - Deterrence of cheating - Establishment of a reliable exam environment

  • Other Software
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
DapTechnology FireLink LLC IP Core

DapTechnology FireLink LLC IP Core

FireLink is a link layer controller IP core compliant with IEEE-1394b.

FireLink, a synthesizable IEEE-1394-2008 beta link layer controller (LLC) core, is based on the link layer controller that has been used in DapTechnology's FireSpy analyzer products for several years. FireLink is a mature core implemented on FPGAs from Xilinx, Altera, and Microsemi. FireLink is available in three configurations: Basic, Extended, and GPLink. ■Japanese technical documentation for AS5643 is available. If you would like to see it, please contact sales@nacelle.co.jp■

  • others
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
Aerospace HOLT Corporation 1553 IP Core Demo Kit

Aerospace HOLT Corporation 1553 IP Core Demo Kit

Support for integrating the Holt HI-6300 IP core into Vivado design and FPGA implementation.

In the aerospace industry, reliable data transmission is essential. Particularly in communication under harsh environments, the accuracy and stability of data become crucial. The HI-6300 IP core supports FPGA implementation and provides a solution to enhance the reliability of data transmission. This product demonstrates access to IP bus controller (BC), remote terminal (RT), and monitor (MT) functions using the Holt API library. 【Usage Scenarios】 - Data transmission in aerospace equipment - Development of communication systems using FPGA - Evaluation of the HI-6300 IP core 【Benefits of Implementation】 - Rapid integration into FPGA designs - Improved reliability of data transmission - Reduced development time

  • Development support tools (ICE, emulators, debuggers, etc.)
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
TOE1G-IP core for FPGA

TOE1G-IP core for FPGA

You can implement TCP/IP communication functionality with pure hardware logic without a CPU!

The TCP Offloading Engine IP Core (TOE1G-IP) is a groundbreaking solution that enables the complex TCP transmission and reception processes, which traditionally required expensive high-end CPUs, to be implemented solely with pure hardware logic without a CPU. It comes standard with a reference design compatible with Xilinx/Altera FPGAs, which can help shorten product development time.

  • ASIC
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "AndesCore NX25F"

IP core "AndesCore NX25F"

Optimized for high operating frequency and high performance! Supports single-precision/double-precision floating-point instructions.

The "AndesCore NX25F" is a compact 64-bit CPU IP core based on the AndeStar V5 architecture, which incorporates RISC-V technology. It is optimized for high-performance embedded applications that require access to an address space exceeding 4GB. Additionally, Andes Custom Extension (ACE) is offered as an option to add custom instructions that lead to performance improvements and optimization of performance/power. 【Specifications (partial)】 ■ AndeStar V5 Instruction Set Architecture (ISA) utilizing RISC-V technology ■ Floating-point extension ■ Andes extensions capable of achieving high performance and high functionality ■ Andes Custom Extension (ACE) available under separate licensing for customization and custom instructions *For more details, please refer to the related links or feel free to contact us.

  • ASIC
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "AndesCore N25F"

IP core "AndesCore N25F"

High code density 16/32-bit mixed instruction format!

The "AndesCore N25F" is a 32-bit CPU IP core based on the AndeStar V5 architecture, which incorporates RISC-V technology. It achieves high performance per MHz and operates at high frequencies with a low gate count, supporting single-precision and double-precision floating-point instructions. Additionally, the Andes Custom Extension (ACE) is offered as an option to add custom instructions that lead to performance improvements and optimization of performance/power. 【Specifications (partial)】 ■ AndeStar V5 Instruction Set Architecture (ISA) utilizing RISC-V technology ■ Floating-point extension ■ Andes extensions capable of achieving high performance and high functionality ■ Andes Custom Extension (ACE) available for separate licensing for customization and custom instructions *For more details, please refer to the related links or feel free to contact us.

  • ASIC
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "AndesCore N22"

IP core "AndesCore N22"

There are configurable settings that allow for trade-offs between core size and performance requirements!

The "AndesCore N22" is a 32-bit, dual-stage pipeline CPU IP core based on the AndeStar V5 architecture, designed for embedded applications that require low power consumption and small circuit size. It complies with RISC-V technology and features several efficient performance capabilities, including simple dynamic branch prediction, instruction cache, and local memory. Additionally, it comes with a rich set of optional features such as a JTAG debug interface for development support. 【Specifications (partial)】 ■ AndeStar V5/V5e Instruction Set Architecture (ISA) based on RISC-V technology ■ Supports RV32IMAC/EMAC ■ Andes extensions that enable high performance and high functionality ■ 32-bit, dual-stage pipeline CPU architecture ■ High code density with mixed 16/32-bit instruction formats *For more details, please refer to the related links or feel free to contact us.

  • ASIC
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "AndesCore AX25MP"

IP core "AndesCore AX25MP"

64-bit CPU architecture! It can access an address space significantly exceeding 4GB.

The "AndesCore AX25MP" is a 64-bit multi-core CPU IP core based on the AndeStar V5 architecture. It features an MMU for Linux-based applications, branch prediction for efficient branch instruction execution, level-1 instruction and data caches, and local memory for low-latency access. Additionally, it supports up to 4 cores and a level-2 cache controller with instruction and data prefetch. 【Specifications (partial)】 ■ Symmetric multiprocessor with up to 4 cores ■ Supports level-2 cache and cache coherence ■ AndeStar V5 Instruction Set Architecture (ISA) Compliant with RISC-V ISA IMACFDN, including Andes performance/function extensions ■ Floating-point extension *For more details, please refer to the related links or feel free to contact us.

  • ASIC
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "AndesCore N15/N15F"

IP core "AndesCore N15/N15F"

It is equipped with an IEEE-754 compliant floating-point unit that enhances floating-point processing capabilities!

The "AndesCore N15/N15F" is a dual-issue superscalar AndesCore processor. It offers a performance of 5.41 CoreMark/MHz and comes with various configuration options such as MMU, cache, and local memory. Additionally, the 64-bit data bus for cache, local memory, and main bus provides the bandwidth necessary for instruction fetch and data access. 【Specifications】 ■ Dual-issue pipeline ■ Cache for fast code and data access ■ Local memory for code and data access ■ Built-in IEEE754 compliant FPU coprocessor (N15F) ■ Memory Management Unit (MMU) for Linum ■ 64-bit AXI4/AHB/AHBx2 bus interface *For more details, please refer to the related links or feel free to contact us.

  • ASIC
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "AndesCore D15/D15F"

IP core "AndesCore D15/D15F"

It comes with various configuration options such as MMU, cache, and local memory!

The "AndesCore D15/D15F" is a dual-issue superscalar AndesCore processor. Both processors are equipped with over 130 compiler-friendly general-purpose DSP and SIMD instructions to easily program DSP algorithms in C/C++. They are also designed for a variety of performance-driven applications in embedded Linux, real-time OS, or bare-metal environments. 【Specifications (partial)】 ■ Dual-issue pipeline ■ Over 130 DSP extension instructions ■ Cache for fast code and data access ■ Local memory for code and data access ■ Built-in IEEE754 compliant FPU coprocessor (D15F) *For more details, please refer to the related links or feel free to contact us.

  • ASIC
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "AndesCore N7"

IP core "AndesCore N7"

It is possible to reduce it to 12K gates! It serves as an ideal alternative to the 8051 and other 8-bit processor cores.

The "AndesCore N7" is an IP core that supports controllers requiring low power consumption, such as touch screens, storage, mobile devices, and sensors, as well as network connectivity needed for IoT devices. The ultra-low power consumption and small circuit size of the N7 are designed for SOC designs with performance constraints. FlashFetch technology can enhance the performance of latency-prone flash memory without additional power consumption. 【Specifications】 ■ Seamless transition from 8/16-bit MCUs to a complete 32-bit environment ■ Low power consumption to extend battery life ■ Small footprint with fewer gates and high code density ■ Speeding up Flash access and reducing power consumption with FlashFetch technology *For more details, please refer to the related links or feel free to contact us.

  • ASIC
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "AndesCore D10"

IP core "AndesCore D10"

The optimized DSP library and C/C++ compiler make programming algorithms easier!

The "AndesCore D10" is a 5-stage pipeline integer processor equipped with a DSP that includes 130 DSP SIMD (Single Instruction, Multiple Data) instructions. Targeting the real-time processing requirements of multimedia applications with power constraints, the D1088 achieves 588 DMIPS using a 90nm low-power process. Additionally, for voice applications, the D1088 provides left shift, right rounding and shift, most significant word, 32x32 multiplication, and specially designed 32-bit instructions to replace long 64-bit calculations. 【Specifications】 ■ Over 130 DSP extended instructions ■ Cache for fast code and data access ■ Local memory for code and data access ■ Built-in IEEE754 compliant FPU coprocessor ■ Memory Protection Unit (MPU) for RTOS ■ Memory Management Unit (MMU) for Linum *For more details, please refer to the related links or feel free to contact us.

  • ASIC
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "AndesCore S8"

IP core "AndesCore S8"

A secure MPU against memory tampering! It is equipped with a shield against side-channel attacks.

The "AndesCore S8" is an IP core based on the N8 core computing engine, with added features to address security against hacking. The secure memory protection unit (MPU: Memory Protection Unit) at the center strictly protects execution and access according to multiple security levels. Additionally, it includes defenses against hacking targeting the interface between the CPU and memory, as well as the capability to monitor the CPU's power usage signature to prevent program hacking. 【Specifications】 ■ Secure MPU against memory tampering ■ Shield against side-channel attacks ■ Secure debugging for multi-party software development ■ Flexible configuration and runtime control *For more details, please refer to the related links or feel free to contact us.

  • ASIC
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "AndesCore N8"

IP core "AndesCore N8"

Reduce memory usage and lower customers' silicon costs!

The "AndesCore N8" is an IP core that provides a long-term roadmap for customers requiring an upgrade path from 8-bit cores. With the ability to process both 16-bit and 32-bit instructions, it enables a reduction in the ROM size of program data. While being a computing platform comparable to an 8-bit controller, it achieves the performance of an advanced 32-bit processor. 【Specifications】 ■ Excellent overall performance ■ Vector interrupts for low-latency interrupt handling ■ Small footprint with fewer gates and high code density ■ Faster Flash access and power reduction through FlashFetch technology *For more details, please refer to the related links or feel free to contact us.

  • ASIC
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
AES-CTR Encryption IP Core

AES-CTR Encryption IP Core

Compatible with OpenSSL's AES-256-CTR encryption mode! Multiple independent data streams.

The "AES-CTR Encryption IP Core" is an IP core for AES-CTR (Counter Mode) encryption that allows users to perform encryption/decryption of packets or data streams. It supports AES-CTR encryption levels of 128 or 256 bits and enables data throughput supporting SATA 6Gbps, SAS 12Gbps, PCIe (NVMe) Gen4 x4 lanes, and Ethernet 10Gbps and 25Gbps. Additionally, it is compatible with OpenSSL's AES-256-CTR encryption mode. 【Specifications】 ■ AES encryption key can be selected from 128 or 256 bits ■ Internal Hamming ECC protection/correction for internal memory ■ Multiple independent data streams ■ Key expansion caching to optimize packet performance ■ Packet queuing for optimal throughput ■ Compatible with OpenSSL's AES-256-CTR encryption mode *For more details, please download the PDF or feel free to contact us.

  • ASIC
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
Quantum-resistant cryptographic IP core

Quantum-resistant cryptographic IP core

Providing hardware-level security solutions to protect data and hardware!

We would like to introduce the "Post-Quantum Cryptography IP Core" that we handle. Quantum computers are capable of quickly breaking current asymmetric encryption, putting important data and assets at risk. This solution provides a hardware-level security solution that protects data and hardware from quantum computer attacks by using algorithms selected by NIST and CNSA. 【Specifications (Excerpt)】 ■QSE-IP-86: Standalone engine that enables the acceleration of post-quantum cryptography ■QSE-IP-86-DPA: Standalone engine that provides acceleration of post-quantum cryptography and a DPA-resistant cryptographic accelerator ■CryptoManager RT-634: Programmable root of trust that enables the acceleration of post-quantum cryptography ■CryptoManager RT-664: Programmable root of trust equipped with acceleration of post-quantum cryptography, DPA resistance, and FIA-protected cryptographic accelerator *For more details, please refer to the related links or feel free to contact us.

  • Other Software
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
Quantum-resistant cryptographic IP core for communication

Quantum-resistant cryptographic IP core for communication

A security solution to protect secret communications from the threats of quantum computers.

In the telecommunications industry, the risk of decryption by quantum computers threatens the security of highly confidential data communications. Particularly in areas that require advanced security, such as financial transactions, sharing of confidential information, and communications within government agencies, it is essential to protect communication data from attacks by quantum computers. Quantum-resistant cryptographic IP cores provide a hardware-level security solution that uses algorithms selected by NIST and CNSA to protect data and hardware from quantum computer attacks. 【Use Cases】 - Highly confidential data communications - Communications in financial transactions - Communications within government agencies 【Benefits of Implementation】 - Protection from the risk of decryption by quantum computers - Achievement of advanced security - Maintenance of data confidentiality

  • Other Software
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
Quantum-resistant cryptographic IP core for the manufacturing supply chain.

Quantum-resistant cryptographic IP core for the manufacturing supply chain.

Security solutions to protect supply chain data and hardware.

In the manufacturing supply chain, highly confidential information such as product design data, manufacturing process data, and customer information is handled. Since this data is shared throughout the supply chain, measures against the risk of decryption by quantum computers are essential. In the event of a data breach, it could lead to a decline in the company's competitiveness or issues related to damages. Our "Quantum-Resistant Cryptography IP Core" uses algorithms selected by NIST and CNSA to protect data and hardware from quantum computer attacks. 【Use Cases】 - Strengthening the security of data transmission and reception in the supply chain - Security measures in manufacturing equipment control systems - Information protection throughout the entire product lifecycle 【Benefits of Implementation】 - Improved security levels across the entire supply chain - Reduced risk of data breaches - Enhanced reliability of the company

  • Other Software
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
Quantum-resistant encryption IP core for satellite communications

Quantum-resistant encryption IP core for satellite communications

Security solutions that protect data and hardware.

In the satellite communication industry, the confidentiality of data and the security of communications are the top priorities. The advancement of quantum computers threatens current encryption technologies and increases the risk of data interception and tampering in satellite communications. This product provides a hardware-level security solution that uses algorithms selected by NIST and CNSA to protect data and hardware from quantum computer attacks. 【Use Cases】 * Satellite data communication * Communication with space stations * Military satellite communication 【Benefits of Implementation】 * Protection from attacks by quantum computers * Secure transmission and reception of confidential data * Assurance of long-term security

  • Other Software
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
Quantum-resistant cryptographic IP core for retail payments

Quantum-resistant cryptographic IP core for retail payments

Protecting payment data from the threat of quantum computers!

In the retail industry's payment systems, highly confidential data such as customers' credit card information and transaction histories are handled. With the advent of quantum computers, the risk of traditional encryption methods being compromised has increased, raising the danger of payment data leaks and fraudulent use. Therefore, the introduction of quantum-resistant cryptographic technology is essential to achieve secure payment processing. 【Use Cases】 * Online payment systems * POS systems * Mobile payment apps 【Benefits of Implementation】 * Ensures the safety of payment data * Increases customer trust * Reduces the risk of damage from unauthorized access

  • Other Software
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "D32PRO"

IP core "D32PRO"

To meet the power consumption and size requirements of embedded devices, we are developing alternatives based on ARM Cortex M0/M0+/M1/M3 as much as possible!

The "D32PRO" is an IP core for a 32-bit microcontroller based on the Harvard architecture. It supports dual and multi-core systems, making it suitable for embedded systems that require higher computational performance and system complexity by improving code density. It comes with various peripheral interfaces such as USB, SPI, LCD, HDLC, UART, Ethernet MAC, CAN, LIN, and RTC, allowing for easy system construction. 【Specifications (partial)】 ■ 32-bit Harvard architecture ■ Maximum performance of 1.52/2.67 DMIPS/MHz and 2.59 CoreMarks/MHz ■ Minimum ASIC gate area of 10.6k/6.8k ■ 15 32-bit general-purpose registers ■ ASIC silicon-proven architecture *For more details, please download the PDF (English version) or feel free to contact us.

  • 17-2.png
  • Other electronic parts
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "DQ80251"

IP core "DQ80251"

Completely automated test bench and a complete test set included!

The DQ80251 is an IP core for a 16-bit/32-bit embedded microcontroller that is 100% binary compatible with the 16-bit 80C251 and the 8-bit 80C51 microcontrollers. It features a built-in DoCD-JTAG on-chip debugger and supports debugging software from Keil DK251 and DoCD. The Dhrystone 2.1 benchmark program runs at 75 times the speed of the original 80C51 and 6 times the speed of the original 80C251 under the same frequency conditions. Furthermore, due to its high instruction efficiency, the size of the code compiled for SOURCE mode is approximately half that of the equivalent standard 8051 code. 【Specifications (partial)】 ■ 100% binary compatible with 80C251 ■ Implements BINARY and SOURCE modes ■ Most instructions execute in 1 clock cycle ■ Quad pipeline architecture allows operation at the same frequency, 75 times faster than the original 80C51 and 6 times faster than the 80C251 *For more details, please download the PDF (English version) or feel free to contact us.

  • Other electronic parts
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP core "DQ8051CPU"

IP core "DQ8051CPU"

You can easily verify the package at each stage of the SoC design flow!

The "DQ8051CPU" is an IP core for a single-chip 8-bit embedded microcontroller designed to operate with both high-speed (on-chip) and low-speed (off-chip) memory. It is 100% binary compatible with the 8051 8-bit microcontroller and is specifically designed with a focus on performance-to-power consumption ratio, featuring an advanced Power Management Unit (PMU). Additionally, it includes a built-in DoCD-JTAG on-chip debugger and supports the Keil μVision development platform as well as standalone DoCD debugging software. 【Specifications (partial)】 ■ 100% compatibility with 8051 ■ Capable of executing 28.40 times faster than the original 80C51 at the same frequency due to a quad-pipeline architecture ■ Up to 26.721 VAX MIPS at 100MHz ■ 24 times faster multiplication ■ 12 times faster division *For more details, please download the PDF (English version) or feel free to contact us.

  • Other electronic parts
  • IP Cores

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

Related Categories of IP Cores

COPYRIGHT © 2001-2026 IPROS CORPORATION ALL RIGHTS RESERVED.