We have compiled a list of manufacturers, distributors, product information, reference prices, and rankings for IP Cores.
ipros is IPROS GMS ・ IPROS One of the largest technical database sites in Japan that collects information on.

IP Cores Product List and Ranking from 29 Manufacturers, Suppliers and Companies

Last Updated： Aggregation Period:Sep 17, 2025～Oct 14, 2025
This ranking is based on the number of page views on our site.

IP Cores Manufacturer, Suppliers and Company Rankings

Last Updated： Aggregation Period:Sep 17, 2025～Oct 14, 2025
This ranking is based on the number of page views on our site.

  1. 富士ソフト インダストリービジネス事業部 Kanagawa//software
  2. デザイン・ゲートウェイ Tokyo//Electronic Components and Semiconductors
  3. Euresys Japan ユレシス　ジャパン Kanagawa//Electronic Components and Semiconductors
  4. 4 NSCore Fukuoka//Electronic Components and Semiconductors
  5. 5 サイレックス・テクノロジー Kyoto//Other manufacturing
Go to Company Ranking

IP Cores Product ranking

Last Updated： Aggregation Period:Sep 17, 2025～Oct 14, 2025
This ranking is based on the number of page views on our site.

  1. Wireless LAN Survey "WM-100" サイレックス・テクノロジー
  2. A system to notify when passing by to prevent forklift accidents in the factory. パシフィック湘南
  3. MTP non-volatile memory IP core 'TwinBit' NSCore
  4. NVMe IP core for FPGA デザイン・ゲートウェイ
  5. 4 IP cores for FPGA and ASIC manufactured by System-On-Chip. 富士ソフト インダストリービジネス事業部

IP Cores Product List

61～75 item / All 101 items

Displayed results
NVMe-to-SATA Bridge

NVMe-to-SATA Bridge

Available for LBA remapping, data encryption, data compression, and endpoint aggregation!

We would like to introduce the 'NVMe-to-SATA Bridge' handled by Fujisoft Inc. This product is an IP core for creating an NVMe-to-SATA protocol bridge using NVMe Host IP core and SATA AHCI Host IP core. In this architecture, a sandbox area is implemented in the bridge, allowing for the implementation of custom logic and firmware. 【Specifications (Excerpt)】 ■ NVMe protocol interface complies with NVMe 1.4 standard ■ SATA interface complies with SATA 3.3 specification ■ Supports industry-standard AHCI (Advanced Host Controller Interface) v.1.3.1 ■ Compatible with third-party PCIe Root Complex IP cores ■ Supports automatic initialization using PCIe hard blocks *For more details, please download the PDF or feel free to contact us.

  • ASIC

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
ECC with BCH Algorithm IP Core

ECC with BCH Algorithm IP Core

Configurable encoding/decoding block! Parallelized BCH encoder/decoder.

The "ECC with BCH Algorithm IP Core" is an IP core designed to add error detection/correction functionality using industry-standard BCH class error correction codes, preventing data loss or corruption over noisy and unreliable communication channels. If the BCH configuration is not covered, it can be customized to support a wide range of BCH codes. It can be used in a variety of applications, including data storage devices (SATA, SAS, FLASH), two-dimensional barcodes, satellite communication/telemetry, radio signal recording, wireless communication, high-speed modems such as ADSL and xDSL, and power line standards. 【Specifications】 ■ High bandwidth and low latency through parallel processing ■ Configurable encoding/decoding block structure ■ Configurable word length/block size ■ FIFO data interface of 32, 64, 128, or 256 ■ Parallelized BCH encoder/decoder *For more details, please download the PDF or feel free to contact us.

  • ASIC

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
AES-XTS Encryption IP Core

AES-XTS Encryption IP Core

You can choose the AES encryption key from 128 or 256 bits! The encryption algorithm complies with FIPS-197.

We would like to introduce the 'AES-XTS Encryption IP Core' that we handle. This product is an AES-XTS encryption IP core that enables full disk encryption for storage devices. It supports AES-XTS encryption levels of 128-bit or 256-bit and allows encryption tailored to data transfer rates of SATA 6Gbps, SAS 12Gbps, and PCIe (NVMe) Gen4 x4 lanes. 【Specifications】 ■ FIPS-197 compliant AES-XTS algorithm ■ AES encryption key selectable from 128 or 256 bits ■ Configurable number of encoding/decoding pipelines ■ Independent management of encryption/decryption keys ■ Simultaneous support for encoding and decoding ■ Supports integer multiples of 16-byte data unit sizes *For more details, please download the PDF or feel free to contact us.

  • ASIC

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
PTP network tool 'dadBerry-TOOLs'

PTP network tool 'dadBerry-TOOLs'

Build a visual and efficient evaluation, verification, and operational environment within the PTP network.

It is an evaluation, verification, and operation tool that conforms to the IEEE1588 standard PTP network and is used on Windows PCs. It consists of configure (configuration settings), state viewer (status display), sync viewer (synchronization accuracy display), among others, and has high versatility. It can be used in network systems with multi-vendor configurations.

  • Other network tools

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
PTP network clock "dadBerry-100"

PTP network clock "dadBerry-100"

You can connect to the PTP network to check the accurate time and the normal/abnormal operation of PTP.

An environment has been developed to provide high-precision time information within the network. This time information is mainly used for the synchronized operation of devices and equipment. Currently, it is rare for humans to receive this information. However, in specific business applications, there may be cases where the existing time synchronization features, which allow for second-level errors, are not acceptable. This product displays the time within a PTP network. Since it shows time information from a GPS-synchronized grandmaster, it provides extremely accurate values. Regular time adjustments are also unnecessary. Additionally, it monitors the normal/abnormal operation of PTP. It can be utilized for the primary analysis of issues that occur within the PTP network. This product complies with the international standard IEEE1588-2008.

  • Other network tools

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
PTP software for RX family 'pwDadBerry-FRX'

PTP software for RX family 'pwDadBerry-FRX'

We will implement it on Renesas Electronics' RX microcontrollers to build various sensor networks.

The RX64M (manufactured by Renesas Electronics), equipped with IEEE1588 functionality, is a device that easily enables daisy chain wiring. By implementing our PTP software on the RX64M, which has two Ethernet ports, it can also function as a BC (Boundary Clock). Synchronization signals of 51.2KHz, 102.4KHz, 204.8KHz, 409.6KHz, and 819.2KHz, necessary for sensor control, are generated using a PLD. Please realize the construction of various sensor networks that leverage the features of the RX microcontroller capable of daisy chain configuration through the implementation of PTP software for the RX family.

  • Other embedded systems (software and hardware)

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
FM broadcasting synchronous transmission device 'RFD Sync-A300'

FM broadcasting synchronous transmission device 'RFD Sync-A300'

A digital audio transmission device capable of FM synchronization has been developed for radio broadcasting operators using ISDN services, which are scheduled to end in January 2024.

In 2024, the main synchronization means of the public circuit network will be discontinued. NTT has announced that it will end the provision of ISDN services in January 2024. With the termination of ISDN services, network synchronization (clock) signals will no longer be available, so we must prepare something new to replace the network synchronization signals. Radio broadcasting operators currently using ISDN services are encouraged to consider the digital audio synchronization transmission device 'RFD Sync-A300', which can utilize IP packet communication networks (fiber optic services).

  • Other network tools

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
Wireless communication device design services

Wireless communication device design services

Leave everything from system and circuit design to prototype production to us.

Our company can provide consistent initial development from system and circuit design to prototype fabrication for wireless communication devices, tailored to customer requests and the resources provided. We place great importance on "design quality," considering not only the standards and performance based on radio laws as a wireless communication device but also the application, structure, and noise resistance, aiming for development and design that will serve as a foundation for mass production. Please feel free to consult us with your requests. 【Deliverables】 ■ Hardware system requirements specification ■ Reference circuit ■ Specification of key devices *For more details, please download the PDF (company brochure) or feel free to contact us.

  • Contract manufacturing
  • Mechanical Design

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
Development Support Board, Module, IP: SYRXIC5

Development Support Board, Module, IP: SYRXIC5

Various FPGA-compatible IP! Compatible with "SY-OP-09" and equipped with master functionality.

We would like to introduce our product, 'SYRXIC5'. This is an IP for various FPGAs. It is compatible with "SY-OP-09" and comes with a master function. Additionally, we provide boards, FPGAs, and software to accelerate development and evaluation. Please feel free to contact us when you need assistance. 【Products We Handle (Partial)】 ■SY-M3-01 ■SY-M3-03 ■SY-M3-04 ■SY-AN-05 ■SY-OP-06 *For more details, please refer to the PDF document or feel free to contact us.

  • Other electronic parts

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
IP Core 'IP_SMPTE2022_Video'

IP Core 'IP_SMPTE2022_Video'

An IP core that addresses network packet loss and ordering!

The "IP_SMPTE2022_Video" is an IP core compliant with SMPTE2022-5/6/7. It can handle multiple port inputs or outputs of 20-bit parallel data for 3G/HD. Additionally, changes on the line side are possible. It can support 10GbE/25GbE/40GbE (10GbE×4)/100GbE (25GbE×4), among others. 【Features】 ■ Error correction function using FEC compliant with SMPTE2022-5-2007 ■ MAC/IP/UDP/RTP filtering ■ Support for both IPv4 and IPv6 ■ Capability to include ARP ■ Hitless support compliant with SMPTE2022-7 (Hitless compatible) *For more details, please download the PDF or feel free to contact us.

  • Software (middle, driver, security, etc.)
  • Other embedded systems (software and hardware)

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
CoaXpress(R) camera-side IP core

CoaXpress(R) camera-side IP core

By simply writing image data, high-speed transmission of video can be achieved!

Our "CoaXpress(R) Camera-side IP Core" is an IP core compliant with the industrial camera interface CoaXpress V1.1. This product uses coaxial cables, achieving a performance of 25Gbps (effective 20Gbps) by utilizing up to four cables, each capable of 6.25Gbps (effective 5Gbps). The cables can be extended up to several tens to 100 meters, allowing for the placement of the camera further away from the PC used for video capture, thereby increasing the flexibility of equipment installation. 【Features】 - Supports stream packet transmission, control packet transmission/reception, and trigger reception functions. - Transmission is possible without a frame buffer due to the idle word insertion function. - The use of a high-speed serializer within the FPGA allows for miniaturization of the device. - Minimal footprint (approximately 1000 slices per lane on Kintex-7). - Link speeds can be dynamically changed from 1.25Gbps to 6.25Gbps. - Supports from 1 lane (effective 5Gbps) to 4 lanes (effective 20Gbps). *For more details, please download the PDF or feel free to contact us.

  • Embedded system design service
  • Other cable related products

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
GigE Vision IP Core

GigE Vision IP Core

A hardware/firmware library for PTP is available, allowing PTP functionality to be implemented with inexpensive FPGAs and Ethernet PHYs.

This product is an IP core compliant with the industrial camera interface GigE Vision V2.0. It hardware-accelerates the image transmission function that requires high-speed transfer, while other slower processing is handled by the firmware of the FPGA's internal processor. Additionally, the firmware library is provided in C source code, allowing for modifications and additions of functions as needed. Furthermore, it supports PTP/IEEE1588 adopted in GigE Vision 2.0. This feature does not require any special external Ethernet PHY or MAC. 【Features】 ■ GVSP function: In addition to essential core functions, it supports Chunk Data ■ Supports PTP/IEEE1588 ■ Firmware supports not only slave but also simple master functionality ■ Comes with a reference design that operates as a GigE Vision camera ■ Measures PTP error while performing image transfer at 4000x3000x9.5fps *For more details, please refer to the PDF document or feel free to contact us.

  • others

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
USB3 Vision Library

USB3 Vision Library

It operates solely with firmware without consuming FPGA fabric.

This product is a firmware library compliant with the industrial camera interface USB3 Vision V1.01. It operates on the Xilinx FPGA ZYNQ Ultrascale+ and uses the built-in USB3.0 hard core block, allowing it to function solely with firmware without consuming FPGA fabric. Additionally, it can quickly transfer results from stereo cameras or AI-based image recognition processing to a PC without incurring additional FPGA costs or requiring external devices for USB3.0. 【Features】 ■ Compliant with the industrial camera interface USB3 Vision V1.01 ■ Cortex-R5 can be used as the processor to run the firmware ■ Does not consume resources from Cortex-A53 needed for image processing ■ Capable of sending multiple components with different formats of image data simultaneously ■ Supports Chunk Data *For more details, please refer to the PDF document or feel free to contact us.

  • others

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration
COPYRIGHT © 2001-2025 IPROS CORPORATION ALL RIGHTS RESERVED.