We have compiled a list of manufacturers, distributors, product information, reference prices, and rankings for IP Cores.
ipros is IPROS GMS ・ IPROS One of the largest technical database sites in Japan that collects information on.

IP Cores Product List and Ranking from 30 Manufacturers, Suppliers and Companies | IPROS GMS

Last Updated: Aggregation Period:Oct 14, 2026~Nov 10, 2026
This ranking is based on the number of page views on our site.

IP Cores Manufacturer, Suppliers and Company Rankings

Last Updated: Aggregation Period:Oct 14, 2026~Nov 10, 2026
This ranking is based on the number of page views on our site.

  1. 富士ソフト インダストリービジネス事業部 Kanagawa//software
  2. デザイン・ゲートウェイ Tokyo//Electronic Components and Semiconductors
  3. Euresys Japan ユレシス ジャパン Kanagawa//Electronic Components and Semiconductors
  4. 4 テクノクリエート Miyagi//IT/Telecommunications
  5. 5 シリコンライブラリ Tokyo//Electronic Components and Semiconductors

IP Cores Product ranking

Last Updated: Aggregation Period:Oct 14, 2026~Nov 10, 2026
This ranking is based on the number of page views on our site.

  1. MIPI CSI-2 Receiver IP Core Euresys Japan ユレシス ジャパン
  2. Wireless LAN Survey "WM-100" サイレックス・テクノロジー
  3. Error Correction Code "Reed-Solomon Express" テクノクリエート
  4. IP core "AndesCore N7" 富士ソフト インダストリービジネス事業部
  5. UDP 10G IP Core for FPGA デザイン・ゲートウェイ

IP Cores Product List

121~125 item / All 125 items

Displayed results

Quantum-resistant cryptographic IP core for POS systems

Protecting POS system authentication from the threat of quantum computers!

In POS systems, highly confidential data such as customers' credit card information and transaction histories are handled. With the advent of quantum computers, the risk of traditional encryption methods being compromised has increased, raising the danger of authentication information leakage and misuse. Therefore, the introduction of quantum-resistant cryptographic technology is essential to achieve secure authentication processing. 【Usage Scenarios】 * POS systems * Mobile payment apps 【Benefits of Implementation】 * Ensures the safety of payment data * Enhances customer trust * Reduces the risk of damage from unauthorized access

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

Quantum-resistant cryptographic IP core for mobile payments

Protecting payment data from the threat of quantum computers!

In the mobile payment industry, it is essential to securely protect highly confidential data such as customers' credit card information and transaction history. With the advent of quantum computers, the risk of traditional encryption methods being compromised has increased, raising the danger of payment data leaks and fraudulent use. To achieve secure mobile payments, the implementation of quantum-resistant cryptographic technology is crucial. 【Usage Scenarios】 * Online payment systems * POS systems * Mobile payment apps 【Benefits of Implementation】 * Ensuring the safety of payment data * Increasing customer trust * Reducing the risk of damage from unauthorized access

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

IP core "D32PRO"

To meet the power consumption and size requirements of embedded devices, we are developing alternatives based on ARM Cortex M0/M0+/M1/M3 as much as possible!

The "D32PRO" is an IP core for a 32-bit microcontroller based on the Harvard architecture. It supports dual and multi-core systems, making it suitable for embedded systems that require higher computational performance and system complexity by improving code density. It comes with various peripheral interfaces such as USB, SPI, LCD, HDLC, UART, Ethernet MAC, CAN, LIN, and RTC, allowing for easy system construction. 【Specifications (partial)】 ■ 32-bit Harvard architecture ■ Maximum performance of 1.52/2.67 DMIPS/MHz and 2.59 CoreMarks/MHz ■ Minimum ASIC gate area of 10.6k/6.8k ■ 15 32-bit general-purpose registers ■ ASIC silicon-proven architecture *For more details, please download the PDF (English version) or feel free to contact us.

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

IP core "DQ80251"

Completely automated test bench and a complete test set included!

The DQ80251 is an IP core for a 16-bit/32-bit embedded microcontroller that is 100% binary compatible with the 16-bit 80C251 and the 8-bit 80C51 microcontrollers. It features a built-in DoCD-JTAG on-chip debugger and supports debugging software from Keil DK251 and DoCD. The Dhrystone 2.1 benchmark program runs at 75 times the speed of the original 80C51 and 6 times the speed of the original 80C251 under the same frequency conditions. Furthermore, due to its high instruction efficiency, the size of the code compiled for SOURCE mode is approximately half that of the equivalent standard 8051 code. 【Specifications (partial)】 ■ 100% binary compatible with 80C251 ■ Implements BINARY and SOURCE modes ■ Most instructions execute in 1 clock cycle ■ Quad pipeline architecture allows operation at the same frequency, 75 times faster than the original 80C51 and 6 times faster than the 80C251 *For more details, please download the PDF (English version) or feel free to contact us.

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration

IP core "DQ8051CPU"

You can easily verify the package at each stage of the SoC design flow!

The "DQ8051CPU" is an IP core for a single-chip 8-bit embedded microcontroller designed to operate with both high-speed (on-chip) and low-speed (off-chip) memory. It is 100% binary compatible with the 8051 8-bit microcontroller and is specifically designed with a focus on performance-to-power consumption ratio, featuring an advanced Power Management Unit (PMU). Additionally, it includes a built-in DoCD-JTAG on-chip debugger and supports the Keil μVision development platform as well as standalone DoCD debugging software. 【Specifications (partial)】 ■ 100% compatibility with 8051 ■ Capable of executing 28.40 times faster than the original 80C51 at the same frequency due to a quad-pipeline architecture ■ Up to 26.721 VAX MIPS at 100MHz ■ 24 times faster multiplication ■ 12 times faster division *For more details, please download the PDF (English version) or feel free to contact us.

Added to bookmarks

Bookmarks list

Bookmark has been removed

Bookmarks list

You can't add any more bookmarks

By registering as a member, you can increase the number of bookmarks you can save and organize them with labels.

Free membership registration